Skip to main content

AMD EPYC Venice

AMD EPYC Venice is AMD's 6th-generation EPYC data center processor announced at CES 2026, based on the all-new Zen 6 architecture, built on TSMC 2nm (N2) process, being the world's first 2nm process high-performance processor, with up to 256 cores and 1024MB L3 cache, delivering 70% performance improvement.

Key Specifications​

SpecificationValue
CPU ArchitectureZen 6 architecture (Zen 6C)
Process NodeTSMC 2nm (N2 process)
Core CountUp to 256 cores (Zen 6C)
Thread CountUp to 512 threads
L3 Cache1024MB (1GB)
CCD Configuration8 Zen 6C CCDs (32 cores per CCD)
IOD Configuration2 I/O Dies (IODs)
Memory Channels16 channels
Single-Socket Bandwidth1.6 TB/s
PCIe VersionPCIe 6.0
SocketSP7 (brand new socket)
TDPNot disclosed (estimated 500-700W)
Release DateJanuary 6, 2026
Mass ProductionMay 2026 (entered mass production)

Architecture & Specifications​

EPYC Venice adopts the all-new Zen 6 architecture, with the core comprising:

  • 8 Zen 6C CCDs (32 cores per CCD, total 256 cores)
  • 2 I/O Dies (IODs)
  • 128MB L3 cache per CCD (total 1024MB)

Key Technical Innovations​

  1. World's First 2nm Data Center CPU

    • Built on TSMC's most advanced N2 2nm process
    • Core count pushed to new heights (256 cores)

  2. Zen 6C CCD Density Doubled

    • Each Zen 6C CCD can accommodate 32 cores
    • Previous-generation Zen 5C's 16-core design directly doubled
    • Enables AMD to reach 256-core configuration using only 8 CCDs

  3. L3 Cache Upgrade

    • 128MB L3 cache per Zen 6C CCD
    • Total L3 cache capacity up to 1GB
    • Significant improvement over previous generation

  4. Memory & Interconnect

    • 16-channel memory (supports DDR5)
    • Single-socket bandwidth up to 1.6 TB/s
    • CPU-to-GPU interconnect bandwidth 2× previous generation
    • Upgraded to support PCIe 6.0

  5. Performance Improvement

    • Single-core performance improved by 70%
    • Multi-core performance significantly improved

EPYC Venice Series Models​

EPYC Venice series includes two versions:

  1. Zen 6C Version (high density)

    • Up to 256 cores
    • 8 CCDs (32 cores per CCD)
    • 1024MB L3 cache
    • Targets high-density data centers

  2. Zen 6 Version (standard)

    • Up to 192 cores
    • 16 CCDs (12 cores per CCD)
    • 768MB L3 cache
    • Targets general-purpose data centers

Companion Platform: Helios Rack​

Helios Rack Configuration​

  • 18× EPYC Venice CPUs (Zen 6, 256 cores)
  • 72× Instinct MI455X GPUs
  • Total Memory: 31 TB HBM4
  • Total Bandwidth: 1.4 PB/s
  • AI Inference Compute: 2.9 FP4 exaFLOPS
  • AI Training Compute: 1.4 FP8 exaFLOPS
  • TDP: ~300kW (full liquid cooling required)
  • Release Date: January 2026
  • Mass Production: Second half of 2026

Mass Production & Delivery​

  • Release Date: January 6, 2026 (CES 2026)
  • Mass Production: May 2026 (entered mass production)
  • World's First 2nm Processor: First 2nm process high-performance processor in the world
  • Apple Comparison: Apple will launch consumer processors with TSMC 2nm first, but AMD EPYC Venice is the first data center 2nm processor

Application Scenarios​

EPYC Venice targets data centers and AI factories, suitable for:

  • Large-scale AI training (with MI455X GPUs)
  • Data center host CPU (data movement scheduling, memory management, system control orchestration)
  • Hyperscale cloud
  • Data analytics and storage
  • Enterprise workloads and HPC

References​